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The nonvolatile memory characteristics of metal-oxide-semiconductor structures containing Pt
nanocrystals in SiO2 gate oxide were studied. The Pt nanocrystals of 2–3 nm in diameter were
self-assembled from reduction of an ultrathin PtOx layer embedded in the SiO2 by vacuum annealing
at 425°C. A large hysteresis loop was found in the capacitance–voltage sC–Vd relation indicating
this significant memory effect. However, two different charge storage mechanisms were found for
the Pt nanocrystals in devices with different tunnel oxide thickness. A counterclockwise C–V
hysteresis was induced from substrate injection for the devices made with a thin tunnel oxide layer
2.5–5.0 nm thick. Contrast, a clockwise behavior attributed to the electron transfer from charged
defects in the gate oxide was found for the devices having a tunnel oxide layer 7.5 nm thick. The
relatively stable memory characteristics of Pt nanocrystals resulted from substrate injection were
also demonstrated. © 2004 American Institute of Physics. [DOI: 10.1063/1.1795976]
Memory-cell structures employing semiconductor or
metal nanocrystals as storage elements in metal-oxide-
semiconductor (MOS) field effect transistors have attracted
much attention due to their properties as nonvolatile memory
devices.1–4 Most research has focused on the fabrication of
Si or Ge nanocrystals in MOS structure,1–7 but the metal-
nanocrystal memories are considered to be more beneficial in
many aspects.8–12 The metal nanocrystals have usually been
fabricated by annealing an ultrathin metal film deposited on
the thin gate oxide of SiO2.8–12 However, the thermal and
mechanical incompatibility between metal films and SiO2
makes the fabrication of discrete and uniformly sized metal
nanocrystals in gate oxide quite difficult. It is known that the
oxidized phase of noble metals, such as PtOx, is chemically
unstable, and can be easily reduced back to metallic state.13
Accordingly, a self-assembly process of Pt nanocrystal for-
mation from the reduction of an ultrathin PtOx layer embed-
ded in SiO2 is reported, and its memory characteristics are
studied in this work.
A trilayer structure containing a thin tunnel oxide layer
of SiO2, an ultrathin PtOx layer, and a control oxide layer of
SiO2 was prepared. The tunnel oxide layer 2.5–7.5 nm thick
was grown at 800°C in pure oxygen on s100d p-type
s1–10 V cmd Si. The PtOx layer ,4 nm thick and the con-
trol oxide layer 24 or 36 nm thick, were deposited subse-
quently at room temperature by rf-magnetron sputtering with
a low rf power giving a deposition rate of 2 nm/min. All the
MOS devices were then annealed at 425°C for 25 min in
vacuum, which resulted in a reduction of the ultrathin PtOx
layers into discrete Pt nanocrystals embedded in SiO2 matrix.
Figure 1(a) shows the cross-sectional image of transmission
electron microscopy (TEM) of the Pt nanocrystals self-
assembled in the SiO2 matrix. Note that the Pt nanocrystals
were mostly spherical with a narrow size distribution in the
range of 2–3 nm, as depicted in Fig. 1(b). The chemical
state of Pt in the vacuum-annealed PtOx layer was then ex-
amined by x-ray photoelectron spectroscopy (XPS) with a
resolution of ,0.3 eV in the measured binding energy, as
shown in Fig. 2. It exhibits that the nanocrystals contain
mainly pure Pt metal along with a slight amount of Pt
silicide.
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FIG. 1. (a) The cross-sectional TEM image of Pt nanocrystals in the SiO2
matrix with 7.5-nm-thick tunnel oxide, and (b) the size distribution of Pt
nanocrystals.
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The MOS devices were then fabricated by deposition of
Pt top electrode (200 mm in diameter) with hard mask. For
comparison, a MOS made with pure SiO2 gate oxide
(7.5 nm thermal oxide +24 nm sputtered oxide) was also
prepared. Figure 3 shows the typical high-frequency
s1 MHzd capacitance–voltage sC–Vd relations in the MOS
devices with or without embedded Pt nanocrystals. The C–V
relations were measured with the voltage swept from accu-
mulation to inversion and back. All the MOS devices with
embedded Pt nanocrystals exhibit wide C–V hysteresis
around the zero gate voltage, which clearly reveals their sig-
nificant charge storage effect. However, the device with pure
SiO2 gate oxide only shows a negligible hysteresis, but there
is a large negative flatband voltage sVfbd shift, indicating the
presence of dense positively charged defects in the sputtered
layer of SiO2.5,7 The location of the previous C–V hysteresis
curves is close to the zero gate voltage also suggesting that
the positive fixed charges in the overlaid sputtered-oxide can
be compensated by the excess electrons trapped in the Pt
nanocrystals due to its large work function.10
It is interesting that the hysteresis loops in devices with a
thinner tunnel oxide, i.e., 2.5 and 5.0 nm, are counterclock-
wise, but those with a thicker tunnel oxide, i.e., 7.5 nm, are
clockwise. The opposite hysteresis behavior indicates the in-
volvement of different mechanisms of charge storage in the
Pt nanocrystals for devices having different tunnel oxide
thickness. The counterclockwise hysteresis can be realized
by the mechanism of substrate injection of charges into the
nanocrystals.4–7 By contrast, the clockwise hysteresis may be
related to the drift of positively charged mobile ions con-
taminated in the gate oxide,14 or the charge injection from
the gate.15 However, the former is not feasible in this case, as
the magnitude of Vfb shift in the hysteresis is much larger
than that usually induced by the trace contamination of mo-
bile ions.16 The gate injection is also unlikely the main cause,
since the increase of control oxide thickness from 24 to
36 nm does not suppress the hysteresis. A similar clockwise
hysteresis has also been reported in the MOS structure made
with Pt-diffused-in gate oxide.16–19 Unfortunately, its mecha-
nism was not really discussed in the above-mentioned works.
Since the Pt nanocrystals can act as traps of electrons
released from the positively charged defects in the sputtered
oxide, another charge storage mechanism could be induced
from electron transfer between the Pt nanocrystals and their
surrounding fixed defects in the overlaid sputtered-oxide.
This mechanism competes with the one from substrate injec-
tion. For a thick tunnel oxide, the substrate injection would
be significantly suppressed and therefore, the contribution of
electron transfer from the fixed defects in the overlaid
sputtered-oxide becomes dominant, leading to the observed
clockwise hysteresis. The leakage current measurement, as
shown in the inset to Fig. 3, also reveals the different elec-
tronic characteristics of the above devices. The one with
2.5-nm-thick tunnel oxide has a positive turn-around voltage,
Vt, in the current–voltage relation with gate voltage swept
from inversion to accumulation, but that with 7.5-nm-thick
tunnel oxide has a negative Vt. The former is obviously re-
lated to the trapping of electrons in the Pt nanocrystals from
FIG. 4. The effects of (a) gate voltage and (b) measurement frequency on
the flatband voltage of MOS devices with 2.5 and 7.5-nm-thick tunnel oxide
layers.
FIG. 2. XPS spectra of Pt 4f electrons in reduced PtOx. Open and closed
circles indicate experimental and fitting results, respectively.
FIG. 3. High-frequency C-V relations of the MOS devices with different
tunnel oxide and gate oxide thicknesses. s-SiO2, n-Pt, and t-SiO2 denote
sputtered SiO2, Pt nanocrystals, and thermally grown SiO2, respectively. The
insert shows the current–voltage sI-Vd relations of the MOS devices having
2.5 and 7.5 nm tunnel oxide thickness, with voltage swept from inversion to
accumulation.
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substrate injection,20 but the latter indicates the depletion of
trapped electrons in the Pt nanocrystals associated with the
electron transfer back to the surrounding fixed charged-
defects in the overlaid sputtered-oxide.
The effects of gate voltage and frequency on the flatband
voltage, Vfb, are also compared in Figs. 4(a) and 4(b), respec-
tively. The window of Vfb opens with increasing the gate
voltage over 2 V for both devices, but it opens more widely
for that with a thinner tunnel oxide indicating the more ef-
fective charging and discharging of Pt nanocrystals through
substrate injection. The frequency dependence of Vfb also
shows that it is insignificant for the device with 2.5-nm-thick
tunnel oxide, but that with 7.5-nm-thick tunnel oxide has a
negative shift of Vfb with increasing the measurement fre-
quency. As the frequency dependence of Vfb is related to the
trapping stability of electrons in the Pt nanocrystals, the re-
sult indicates the relative instability of electrons transferred
from charged-defects.
Charge retention characteristics of the Pt nanocrystals in
the above two devices were then measured at room tempera-
ture using a ±8 V gate voltage stress for 1 s. Figure 5 shows
the change of Vfb after write (charging) or erase (discharging)
against duration time. The window of Vfb significantly nar-
rows within the first 103 s, and becomes stabilized for longer
duration. However, the device with a thinner tunnel oxide
has a substantially larger window of ,1 V after stabilization,
but the other is only ,0.4 V. The retention of stored charges
is related to the rate of leakage across the effective potential
barrier around Pt nanocrystals. Since the sputtered oxide is
overlaid on the Pt nanocrystals, the path of electron transfer
between Pt nanocrystals and the dense defects adjacent to
them is apparently shorter than that through the tunnel oxide
in substrate injection. Therefore, a lower effective potential
barrier of leakage and, consequently, a relatively worse re-
tention can be realized for charge storage based on electron
transfer from the dense defects adjacent to the Pt
nanocrystals.
In conclusion, metal-oxide-semiconductor memory
structures based on Pt nanocrystals were successfully fabri-
cated from the reduction of an ultrathin PtOx layer. A signifi-
cant memory effect was manifested by the hysteresis in high-
frequency C–V relation. However, two opposite hysteresis
behaviors attributed to different charge storage mechanisms
were found from the devices having different tunnel oxide
thickness. The relatively stable characteristics of charge stor-
age through substrate injection were also demonstrated.
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